[ engineering ]

Sr. Asic Design Verification Engineer (silicon Engineering)

SpaceX
Location
Irvine, California
Work mode
On-site
Type
full time
Listed

Applications go directly to SpaceX. Ramai takes no fee for placement and no money for ranking.

[ About this role ]

SpaceX is seeking a Sr. ASIC Design Verification Engineer for their Silicon Engineering team in Irvine, California. This role involves digital ASIC verification at block and system levels, including writing test plans, developing test harnesses, executing regressions, and ensuring coverage closure. The engineer will contribute to pre-silicon verification, chip bring-up, and post-silicon validation for next-generation ASICs used in Starlink's space and ground infrastructure.

Skills and focus areas

  • asic verification
  • digital design
  • test plans
  • test harnesses
  • regressions
  • coverage closure
  • pre-silicon verification
  • chip bring-up
  • post-silicon validation
  • self-starter

Summary written by Ramai from the original posting. Full details and requirements are on SpaceX’s careers page.

[ More at SpaceX ]

See all 2862 open roles at SpaceX →

[ Similar roles at other startups ]

Browse all open engineering roles →

[ Not quite right? ]

Tell the assistant what you’re after — stage, location, stack, visa sponsorship — and it searches every open role for you. A few questions are free, no account needed.