[ engineering ]

Digital Verification Engineer

Neuralink
Location
South San Francisco, California, United States
Work mode
Hybrid
Type
full time
Listed

Applications go directly to Neuralink. Ramai takes no fee for placement and no money for ranking.

[ About this role ]

Digital Verification Engineer at Neuralink in South San Francisco, California. This role focuses on ASIC design verification within the System-on-Chip (SoC) department, specifically for the Implant Team. Responsibilities include developing and implementing digital modules with a focus on high-throughput, low-power digital signal processing (DSP).

Skills and focus areas

  • digital asic verification
  • cpu fundamentals
  • asic design fundamentals
  • verification fundamentals
  • automation flow development
  • scripting
  • code coverage
  • regression setup
  • complex digital systems
  • architecture
  • microarchitecture
  • rtl

Summary written by Ramai from the original posting. Full details and requirements are on Neuralink’s careers page.

[ More at Neuralink ]

See all 80 open roles at Neuralink →

[ Similar roles at other startups ]

Browse all open engineering roles →

[ Not quite right? ]

Tell the assistant what you’re after — stage, location, stack, visa sponsorship — and it searches every open role for you. A few questions are free, no account needed.