[ engineering ]

Design Verification Engineer (silicon Engineering)

SpaceX
Location
Redmond, Washington
Work mode
On-site
Type
full time
Listed
Apply on SpaceX’s siteFind roles like this with the assistant

Applications go directly to SpaceX. Ramai takes no fee for placement and no money for ranking.

[ About this role ]

Design Verification Engineer at SpaceX working on next-generation ASICs for Starlink. Responsibilities include digital ASIC verification at block and system level, writing test plans, developing test harnesses and sequences, and building SystemVerilog testbench infrastructure.

Skills and focus areas

  • digital asic verification
  • test plan development
  • test harness development
  • test sequence development
  • systemverilog
  • uvm
  • regression testing
  • coverage closure
  • test case automation

Summary written by Ramai from the original posting. Full details and requirements are on SpaceX’s careers page.

[ More at SpaceX ]

See all 2874 open roles at SpaceX →

[ Similar roles at other startups ]

Browse all open engineering roles →

[ Not quite right? ]

Tell the assistant what you’re after — stage, location, stack, visa sponsorship — and it searches every open role for you. A few questions are free, no account needed.

Search with the assistantBrowse similar roles